

# Open Defect Fault Analysis in Single Cell SRAM Using R, and C Parasitic Extraction Method

Venkatesham Maddela, Sanjeet K Sinha and Parvathi Muddapu

EasyChair preprints are intended for rapid dissemination of research results and are integrated with the rest of EasyChair.

March 12, 2021

# Open Defect Fault Analysis in Single Cell SRAM Using R and C Parasitic Extraction Method

Venkatesham Maddela Electronics and Communication Engineering BVRIT HYDERABAD College of Engineering for Women Research Scholar of Lovely Professional University Hyderabad,India mvenkateshkp@gmail.com

Sanjeet K Sinha School of Electronics and Electrical Engineering Lovely Professional University Phagwara,India sanjeetksinha@gmail.com M Parvathi Electronics and Communication Engineering BVRIT HYDERABAD College of Engineering for Women Hyderabad,India pbmuddapu@gmail.com

Abstract—As the technology scaling is increasing, the device density is more prone to parasitic effects that lead to some form of undetectable faults. However, the existing test methods are not adequate to identify such undetectable faults. In this paper we propose a new fault model taking parasitic effects into consideration, to detect the faults along with fault location. The proposed method in this paper is considered node-to -node open defects at the circuit level using 120nm technology. Test results observed with few existing faults like Transition Faults (TF), Incorrect Read Faults (IRF) and No Access Faults (NAF). In addition to these, few more faults in the name of undetectable faults (UDFs) also observed. These faults can easily be identified using proposed parasitic extraction method, in which defectimposed node gets affected with variation in its parasitic R& C values. Total seven UDFs were observed, and few are mentioned here such as UDF1 is at the locations of transistor M1 drain to node Q with observed R value of 3.7 k $\Omega$  and C value of 4.7 fF. Similarly, UDF2 is observed at nodes M2 drain and Q with corresponding R value of  $4.14k\Omega$  and C value of 5.1fF

## Keywords—Parasitic Extraction Method, Deep submicron technology, march algorithm, layout fault model, Open Faults

# I. INTRODUCTION

Day to day decrease in nano meter technology allowing the integration dense to grow tremendously leads to an unwanted interconnections or undesired disjunctions, and this may cause several defects in the layout which in turn causes faulty effect in the memory circuits. SRAM memories are more predominant rather than core semiconductor within the total embedded structure. Due to advancement in the technologies, the continuous reduction in the memory cell area causes the occurrence of these defects and thus results in surplus noise and malfunctioned behavior. Earlier inventions reveal the method of fault detection in the form of layout defect transformation into circuit level fault model [1] and use of algorithm to detect the faults. In this process fault models are confined to the level of detectable faults and the scope for undetectable faults is minimized. Undetectable faults are the faults whose behavior resembles the fault free cell behavior. Most of the literature considered the electrical level fault models [2] which are easy in analyzing the faulty behavior. But the test time complexity is a major drawback that last in algorithm-based testing methods. Initially numerous defects models were followed on simple stuck at and transition fault models, but later on the work was enhanced to dynamic faults, linked faults, and realistic faults models [3, 4]. These fault models followed a simple electrical structure like bridge or open between two nodes within the cell, or between the two cells. Single cell fault models were analyzed with the help of primitive based March test algorithms. Delve of March primitive operations in the form of algorithms were used in order to improvise the fault coverage [5]. Despite to the fault coverage, increase in March primitives increases the test complexity in terms of test time and hardware implementation. Further fault detection was carried out on linked faults [6] which are more complex as they involved with more than one cell. Apart from these traditional classical fault models, few more faults were found under non-classical such as address decoder faults [7]. Every part of cell was considered for modeling the faults in order have the benefit of complete fault detection picture pertain to single cell. When the Based on the number of operations chosen in detecting the fault, static and dynamic faults were characterized and exploited the extensive use of March algorithms [8]. But both dynamic and linked faults are complex to identify, and also test time grows up once the memory size is going up.

Defect based test analysis is more predominantly observed using fault location resistance and capacitance variations [9]. The fault locations were selectively chosen in the layouts and applied short or open defects for observing the faulty behaviors in the corresponding electrical circuit models [10, 11, 12, 13, 14, 15, 16, 17, 18, 19 & 20]. Resistive-opens/shorts are generally coming under the category of timing-dependent fault models through which one can estimate the delay response of the circuit. In order to identify the fault due to resistive open/short, a two-pattern sequence is usually needed to sensitize the fault, but to be performed at-speed in contrast to stuck open faults. Moreover, the resistive-open defects have predominantly significant to be considered due to increased number of interconnection layers in the recent technologies. March algorithms used to detect faults, but these algorithms need a specific sequence. To detect delay faults, we require speed test. In particular in [20] gate oxide shorts report resistive short defects and metal disjunctions may cause resistive open defects. These are the most common defects that escape the test seen in deep sub-micron technologies. Resistive-open defects are the main focus in this study as there is a huge gap observed in this research area. Resistive open defects have been injected in the core-cell of SRAM electrical circuit's models and observed the defect behavior in the corresponding layout. Section II is focused on existing work on resistive open defect models, section III will discuss about proposed fault model for resistive open defects. Section IV continues with results, and section V will discuss the conclusions.

# II. OPEN DEFECT MODELS

Open resistive faults are produced during the manufacturing time of 6T SRAM. The behavior of the memory cell may modify by these open faults. The types of open faults are, stuck - open faults and resistive open faults,

stuck-open faults are special case, where the resistance value is very high, for the resistive open faults it is defect of resistance between the nodes. [10] used three test conditions such as supply voltage, speed and temperature for detecting stuck-open and resistive open faults. To detect resistive open defects such as Read Destructive Fault (RDF) static and dynamic, Deceptive Read Destructive Fault (DRDF), Incorrect Read Fault (IRF) and Transition Fault (TF) [16] proposed a single march test. Analysis of fault model using March tests able to give the information only on detection of faults. But March algorithms fail to give the information about bit line capacitance influence while reading or writing the data, propagation delay analysis and dynamic power analysis [19-20] suggested a method with the help of layout model by considering these constraints. Due to scale down technology, changes in parasitic effects may cause faults in memory [21] proposed a parasitic extraction method to detect the fault and location of the fault. In this method to detect fault induced SRAM, extracted parasitic R and C values of fault free SRAM are used to compare the extracted R and C values of faulty model.

### III. PROPOSED METHOD OF PARASITIC EXTRACTION

Typical CMOS 6T SRAM consist six transistors  $M_1$  to  $M_6$ . Transistors  $M_1$  and  $M_2$  form one inverter, where as  $M_3$  and  $M_4$  forms another inverter, these are cross coupled inverters.  $M_5$ ,  $M_6$  are pass transistors, BL, BLB are bit lines, used for read and write operations. Q,  $Q_B$  are internal nodes used to analyze the cell data. Fig.1 shows the proposed open defect model. We used node to node analysis. For simplicity OF is used for Open Fault.



Fig. 1. Proposed fault model for open defects

TABLE I.	FAULT DICTIONARY FOR SINGLE CELL 6T SRAM
----------	--

S. No	Open Defect	Defect Model	Fault Models
1	BL-M <sub>5S</sub>	$OF_1$	NAF
2	WL- M <sub>5G</sub>	OF <sub>2</sub>	NAF
3	WL- M <sub>6G</sub>	OF <sub>3</sub>	IRF
4	Q-M <sub>1D</sub>	OF <sub>4</sub>	UDF <sub>1</sub>
5	Q-M <sub>2D</sub>	OF <sub>5</sub>	UDF <sub>2</sub>
6	$Q-M_{1D}M_{2D}$	OF <sub>6</sub>	UDF <sub>3</sub>
7	Q-M <sub>3G</sub>	OF <sub>7</sub>	TF
8	Q- M <sub>4G</sub>	OF <sub>8</sub>	TF
9	$Q-M_{3G}M_{4G}$	OF <sub>9</sub>	UDF <sub>3</sub>
10	V <sub>DD</sub> -M <sub>1S</sub>	OF <sub>10</sub>	UDF <sub>1</sub>

S. No	Open Defect	Defect Model	Fault Models
11	V <sub>DD</sub> -M <sub>3S</sub>	OF <sub>11</sub>	TF
12	$V_{DD}$ - $M_{1S}M_{3S}$	OF <sub>12</sub>	UDF <sub>6</sub>
13	V <sub>SS</sub> -M <sub>2S</sub>	OF <sub>13</sub>	UDF <sub>2</sub>
14	V <sub>SS</sub> -M <sub>4S</sub>	OF <sub>14</sub>	TF
15	$V_{SS}\text{-}M_{2S}M_{4S}$	OF <sub>15</sub>	UDF <sub>7</sub>
16	Q <sub>B</sub> - M <sub>3D</sub>	OF <sub>16</sub>	TF
17	Q <sub>B</sub> - M <sub>4D</sub>	OF <sub>17</sub>	TF
18	$Q_B\_M_{3D}M_{4D}$	OF <sub>18</sub>	UDF <sub>5</sub>
19	Q <sub>B</sub> _M <sub>1G</sub>	OF <sub>19</sub>	TF
20	Q <sub>B</sub> _M <sub>2G</sub>	OF <sub>20</sub>	UDF <sub>2</sub>
21	$Q_B\_M_{1G}M_{2G}$	OF <sub>21</sub>	$UDF_4$
22	M <sub>1G</sub> _M <sub>2G</sub>	OF <sub>22</sub>	UDF <sub>4</sub>
23	$M_{3G}M_{4G}$	OF <sub>23</sub>	UDF <sub>3</sub>
24	BLB - M <sub>6S</sub>	OF <sub>24</sub>	IRF
25	WL-M5GM6G	OF <sub>25</sub>	NAF

Functional Fault Model (FFM) is the difference between the observed and expected one. By using Fault Primitives (FPs). Faults will be identified using existing FPs. Undetectable faults cannot be identified using existing FPs. Using our Parasitic Extraction method, we can identify both existing and undefined faults

The existing faults identified are Incorrect Read Fault (IRF) if read operation of the cell gives the incorrect value by keeping the correct value in the cell is called IRF, Transition Fault (TF), if we will not able to write 0, in the cell where 1 is already stored vice versa is called transition fault. No Access Fault (NAF), if we are not able to perform any read or write operation on the cell is called NAF as shown fig.2.



Fig.2. Simulation results for No Access Faults

Using R and C Parasitic Extraction method, undetected fault can be found which are named as Undefined Faults (UDF). As there are seven undetected faults are identified and are named as Undefined Faults. We found undefined fault 1 (UDF<sub>1</sub>) at



the nodes of Q, drain of transistor M1and same defect

Fig.3. Simulation results for Undefined Fault 1

**Undefined** State

**Undefined** State

BLO

QB WL

As shown in the fig.3, while performing write 1 operation and read 1 operation the is holding the correct value until write line is high, when write line value is low the cell is going to undefined state. While performing write zero and read zero operations the behavior of the cell is normal. Undefined Fault 2 (UDF<sub>2</sub>) detected at nodes Q, drain of the transistor M<sub>2</sub>, and node Q<sub>B</sub>, gate of transistor M<sub>2</sub> and at nodes V<sub>SS</sub> and source of  $M_2$ .In UDF<sub>2</sub> it is observed that for write 1, read1 and write 0 there is no error in the cell, after write 0 operation whenever write line goes low, the cell goes to undefined state. Undefined Fault 3 (UDF<sub>3</sub>) found at nodes Q to, drains of transistor M<sub>1</sub> and  $M_2$  and at nodes Q and gates of transistor  $M_3$  and  $M_4$  and same defect detected at gates of transistors M3 and M4, as shown in the fig.4, in UDF<sub>3</sub>, it is observed that the node  $Q_B$ always in undefined state, where as node Q goes to undefined state whenever write line is low



Fig.4. Simulation results for Undefined Fault 3

As shown in the fig.5, in Undefined Fault 4 (UDF<sub>4</sub>) the cell goes to the undefined state whenever write line value is low for both write and read operations of zero and one, that is the cell is holding the values of read and write operation only high value of write line, UDF<sub>4</sub> found at node Q<sub>B</sub> and gate of transistors  $M_1$  and  $M_2$ , same defect we found at gate of transistor M<sub>1</sub> and gate of transistor M<sub>2</sub>.where as in Undefined Fault 5 (UDF<sub>5</sub>), found at node Q<sub>B</sub> and drains of the transistors  $M_3$  and  $M_4$ . In this fault it is observed that at node  $Q_B$  we cannot perform any read and write operation, such as node QB always in undefined state



Fig.5. Simulation results for Undefined Fault 4

Undefined Fault 6 (UDF<sub>6</sub>) found at node V<sub>DD</sub> and source of Transistors M<sub>1</sub> and M<sub>3</sub>. In UDF<sub>6</sub>, for read1 and write 1 operation the cell is holding the values whenever write line is 1 otherwise it goes to the undefined state. Undefined Fault 7 (UDF<sub>7</sub>) found at node  $V_{SS}$  and source of transistors  $M_2$  and M4. In UDF7 the no Q goes to Undefined State, whenever write logic is zero, and at node Q<sub>B</sub>, we cannot perform any read and write operations except write 0 operation

#### **IV. RESULTS**

In this parasitic extraction method we have used Microwind tool(DSCh2) and a circuit simulator. Options of layout simulator selected as supply voltage is 1.2V, default gate dealy 0.030ns, default wire delay 0.070ns and time unit is 10ps. In this experiment we have consider 120nm technology to design CMOS transistors. In this the length of the pMOS and nMOS transistors are 120nm whereas the width of the pMOS and nMOS transistors consider as 200nm and 100nm respectively as shown in the fig.1. in this experiment we have carried totally 25 open defect fault models. For each fault model we have extracted node resistance and capacitance values, and compared with resistance and capacitance values of fault free SRAM. Table 2. shows the extracted parasitic R and C values for both fault free and fault models at nodes Q, Q<sub>B</sub>, WL, BL, BLB, V<sub>DD</sub>, V<sub>SS</sub>.

Detection of faults using parasitic extraction method is achieved by comparing parasitic Rand C values of fault model, with parasitic R and C values of fault model. For example, as shown in the fig.6 and fig.7, open defect between node Q and drain of transistor M<sub>1</sub> induced UDF<sub>1</sub>. The parasitic C and R values at Q for fault free SRAM is 4.66fF and 7.185kohms respectively, when fault induced between node Q and drain of transistor M<sub>1</sub>, the parasitic C and R values changes to 3.7fF and 4.728kohms respectively. whereas at other nodes (Q<sub>B</sub>, WL, BL, BLB, V<sub>DD</sub>, V<sub>SS</sub>), no change in the parasitic R and C values.



Fig.6 .Fault Detection Based on Parasitic capacitance variation at node Q



Fig.7. Fault Detection Based on Parasitic Resistance variation at node Q

In this way parasitic C and R values will vary at least one node of SRAM when fault induced in the layout. It is observed that by considering input and output nodes parasitic values R and C values equivalent, these faults are called equivalent faults. From the above results we can say that parasitic extraction method gives the 100% fault coverage.

TABLE II. COMPLETE FAULT MODEL DICTIONARY FOR SINGLE 6T SRAM CELL: R, C VALUES



#### V. CONCLUSION

In this paper we proposed a novel parasitic extraction method. A layout of fault injected model extracted and compared with fault free layout model. In this paper we consider the node-to-node open defects that gives the complete fault model dictionary. Using this complete fault dictionary, we can find equivalent faults. For equivalent faults the parasitic C and R Values are equal. Using proposed parasitic extraction method, we detected defined faults such as Transition Faults, Incorrect Read Faults, No Access Faults, and also, we found total seven undefined faults denoted as UDF<sub>1</sub>, UDF<sub>2</sub>, UDF<sub>3</sub>, UDF<sub>4</sub>, UDF<sub>5</sub>, UDF<sub>6</sub> and UDF<sub>7</sub>. Thus, the proposed method gives 100% fault coverage, which cannot see in the any other existing method.

#### REFERENCES

- R. Dekker, F. Beenkar Noble, and S. Thijssen, "A realistic Fault Model and Test Algorithms for Static Random Access Memory," IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN, VOL 9, NO 6, JUNE 1990
- [2] R. Dean Adams, E. S. Cooley "False Write Through and Un-Restored Write Electrical Level Fault Models for SRAMs" International Workshop on Memory Technology, Design and Testing, USA, Aug-1997.

- [3] K. Zarrineh, A. P. Deoand and R. D. AdamsC. P. Bean, "Defect Analysis and Realistic Fault Model Extensions For Static Random Access Memories," IEEE International Workshop on Memory Technology, Design and Testing, USA, Aug-2000.
- [4] E. J. McCluskey and C.W.Tseng, "Stuck-Fault Tests vs. Actual Defects," International Test Conference 2000 (IEEE Cat. No.00CH37159), Atlantic, Oct-2000.
- [5] A. J. van de Goor and Z. Al-Ars, "Functional Memory Faults: A Formal Notation and a Taxonomy," 18th IEEE VLSI Test Symposium, Montreal, Canada, May-2000.
- [6] V.G. Mikitjuk, V.N. Yarmolik, and A.J. van de Goor, "RAM Testing Algorithms for Detection Multiple Linked Faults," European Design and Test Conference, April-1996.
- [7] D. Niggemeyer, M. Redeker, and Jan Otterstedt "Integration of Nonclassical Faults in Standard March Tests," International Workshop on Memory Technology, Design and Testing (Cat. No.98TB100236), San Jose, USA, Aug-1998.
- [8] S. Hamdioui, Z. Al-Ars and A. J. van de Goor "Testing Static and Dynamic Faults in Random Access Memories" 20 th IEEE VLSI Test Symposium,2002.
- [9] K..Baker, G.Gronthoud, M. Lousberg, I.Schanstraand and Charles Hawkins "Defect-Based Delay Testing of Resistive Vias-Contacts A Critical Evaluation1," International Test Conference Atlantic City, Sept-1999.
- [10] J.C.-M.Li, C.W. Tseng, and E.J. McCluskey, "Resistance Characterization for Weak Open Defects," International Test Conference Baltimore, USA, Nov-2001.
- [11] R.R. Montañésand and J.P.d. Gyvez, "Functional Memory Faults: A Formal Notation and a Taxonomy," IEEE Design and Test of Computers · September 2002.
- [12] S.Borri, M.H.Hassan, P.Girard, S. Pravossoudovitch and A. Virazel, "Defect-Oriented Dynamic Fault Models for Embedded-SRAMs" Eighth IEEE European Test Workshop-2003.
- [13] L.Dilillo, P. Girard, P.Girard, S. Pravossoudovitch and A.Virazel "Comparison of Open and Resistive-Open Defect Test Conditions in SRAM Address Decoders," 12th Asian Test Symposium-2003.
- [14] L.Dilillo, P. Girard, P.Girard, S. Pravossoudovitch and A.Virazel "Dynamic Read Destructive Fault in Embedded-SRAMs: Analysis and March Test Solution" Ninth IEEE European Test Symposium-2004.
- [15] L.Dilillo, P. Girard, P.Girard, S. Pravossoudovitch and A.Virazel "Resistive-Open Defects in Embedded-SRAM core cells: Analysis and March Test Solution" 13th Asian Test Symposium, Kenting, Taiwan,Nov-2004.
- [16] L.Dilillo, P. Girard, P.Girard, S. Pravossoudovitch, A.Virazel, S. Borri, M. B.H.Hassan, "Resistive-Open Defects in Embedded-SRAM Core Cells: Analysis and March Test Solution", 2006.
- [17] S. Irobi, Z.Al-Ars, and S. Hamdioui "Detecting Memory Faults in the Presence of Bit Line Coupling in SRAM Devices" IEEE INTERNATIONAL TEST CONFERENCE-2010.
- [18] M. T. Martins, G. Medeiros, T. Copetti, F. Vargas, and L. B. Poehls "Analyzing NBTI Impact on SRAMs with Resistive- Open Defects" 17th IEEE Latin-American Test Symposium - LATS 2016.
- [19] M.Parvathi, N. Vasantha, and K. Satya Prasad "Fault Model Analysis By Parasitic Extraction Method for Embedded SRAM". International Journal of Research in Engineering and Technology, Dec-2013.
- [20] M.Parvathi, N. Vasantha, and K. Satya Prasad "New Fault Model Analysis For Embedded Sram Cell For Deep Submicron Technologies Using Parasitic Extraction Method" International Conference on VLSI Systems, Architecture, Technology and Applications-2015.
- [21] M. Parvathi, K. Satya Prasad and N. Vasantha "Testing of Embedded SRAMs Using Parasitic Extraction Method" 9th International Conference on Robotic, Vision, Signal Processing and Power Applications, Lecture Notes in Electrical Engineering 398,2016.